From owner-pups@minnie.cs.adfa.edu.au Thu May 11 09:25:48 2000
Received: (from major@localhost)
	by minnie.cs.adfa.edu.au (8.9.3/8.9.3) id JAA81298
	for pups-liszt; Thu, 11 May 2000 09:23:25 +1000 (EST)
Received: from psychwarp.psych.usyd.edu.au (psychwarp.psych.usyd.edu.au [129.78.83.26])
	by minnie.cs.adfa.edu.au (8.9.3/8.9.3) with ESMTP id JAA81294
	for <pups@minnie.cs.adfa.edu.au>; Thu, 11 May 2000 09:23:19 +1000 (EST)
Received: (from johnh@localhost)
	by psychwarp.psych.usyd.edu.au (8.9.1a/8.9.1) id JAA29607
	for pups@minnie.cs.adfa.edu.au; Thu, 11 May 2000 09:23:18 +1000 (EST)
Date: Thu, 11 May 2000 09:23:18 +1000 (EST)
From: johnh@psych.usyd.edu.au
Message-Id: <200005102323.JAA29607@psychwarp.psych.usyd.edu.au>
To: pups@minnie.cs.adfa.edu.au
Subject: PDP-11 Processor features/options (was HELP PDP-11 instruction)
Sender: owner-pups@minnie.cs.adfa.edu.au
Precedence: bulk


I have updated my web page, fixing a few typos, and made more distinctions
between various processors, along with a table of 'obscure instructions'.

	http://www.psych.usyd.edu.au/pdp-11/table.html

Does anyone out there know the internal implementation details of the J11
chip. I assume it's micro sequenced, but what is the micro word length?


PS

I have found the 'PDP-11 Family Differences Table' (in the PDP-11 Architecture
Handbook and others) to be wrong in several places.

						Regards John


